当前位置:主页 > 管理论文 > 移动网络论文 >

Design of 25 Gbit/s half-rate CDR with 1:2 demultiplexer for

发布时间:2024-03-24 00:43
  A 25 Gbit/s clock and data recovery(CDR) circuit with 1:2 demultiplexer for 100 Gbit/s Ethernet(100 Gb E) optical interconnects has been designed and fabricated in Taiwan Semiconductor Manufacture Company(TSMC) 65 nm complementary metal-oxide-semiconductor(CMOS) technology. A novel quadrature voltage-controlled-oscillator(QVCO) structure adopts two pairs of transconductance cell and inverters to acquire rail-to-rail output swing. A half-rate bang-bang phase detector adopts four flip-flops array ...

【文章页数】:5 页


本文编号:3936710

资料下载
论文发表

本文链接:https://www.wllwen.com/guanlilunwen/ydhl/3936710.html


Copyright(c)文论论文网All Rights Reserved | 网站地图 |

版权申明:资料由用户95dfe***提供,本站仅收录摘要或目录,作者需要删除请E-mail邮箱bigeng88@qq.com