宽带无线通信系统的频率合成器研究

发布时间：2018-01-04 06:29

本文关键词：宽带无线通信系统的频率合成器研究　出处：《东南大学》2015年硕士论文　论文类型：学位论文

【摘要】：随着广播电视网、电信网、互联网三网融合业务的推广,对无线通信系统的收发信机提出了宽带的要求。频率源作为收发信机频率产生的基准源头,是射频收发信机的重要组成部分之一。因此,研制超宽带、高稳定性、低相噪和低杂散性能的频率合成器极具重要意义。本文首先通过建立锁相环线性数学模型分析了噪声在锁相环中的传递过程,并研究了应用设计中影响相位噪声和杂散性能的主要因素。针对三网融合“小型化”射频前端的需求,采用集成化锁相芯片设计了频率合成器,该频率合成器以10MHz温补晶振为参考,两通道输出频率范围为137.5MHz～4.4GHz,同时,为满足工程应用需求,该频率合成器设计有上位机,实现了输出频率和输出功率的编程可控；为了弥补集成化锁相芯片设计性能不足,本文优化了宽带频率合成器设计方案,该频率合成器以10MHz恒温晶振为参考,输出频率覆盖范围31.25MHz～8GHz,主要包括基本PLL模块电路、功率控制模块电路和频率拓展模块电路。测试结果表明,集成VCO频率合成器输出频率覆盖范围137.5MHz～4.4GHz,归一化1GHz处相位噪声为-95.1dBc/Hz@1kHz,-99.26dBc/Hz@10kHz,-142.6dBc/Hz@1MHz,杂散抑制优于-90dBc。经过优化的频率合成器频率覆盖范围31.25MHz～8GHz,理论频率分辨率0.6Hz,归一化1GHz处相位噪声-102.01dBc/Hz@100Hz,-114.01dBc/Hz@1kHz,-131.29dBc/Hz@1MHz。同时还对本文的设计和测试结果进行了分析比较,并对后续工作进行了展望。
[Abstract]:With the development of radio and television network, telecommunication network and Internet integration service, the requirement of broadband is put forward for transceiver of wireless communication system. Frequency source is used as the reference source of frequency generation of transceiver. It is one of the important components of RF transceiver. Therefore, the development of ultra-wideband, high stability. The frequency synthesizer with low phase noise and low spurious performance is of great significance. Firstly, the transmission process of noise in PLL is analyzed by establishing a linear mathematical model of PLL. The main factors that affect the phase noise and spurious performance in the application design are studied. In order to meet the demand of "miniaturization" RF front-end of three-network fusion, an integrated phase-locked chip is used to design the frequency synthesizer. The frequency synthesizer takes 10MHz temperature compensation crystal oscillator as reference, and the output frequency range of two channels is 137.5 MHz / 4. 4 GHz. At the same time, the frequency synthesizer can meet the requirement of engineering application. The frequency synthesizer is designed with upper computer, and the output frequency and output power can be controlled by programming. In order to make up for the deficiency of the design performance of the integrated PLL chip, the design scheme of the broadband frequency synthesizer is optimized in this paper. The frequency synthesizer takes the 10MHz constant temperature crystal oscillator as the reference. The output frequency covers a range of 31.25 MHz, mainly including basic PLL module circuit, power control module circuit and frequency expansion module circuit. The test results show that. The output frequency range of the integrated VCO frequency synthesizer is 137.5 MHz / 4.4GHz, and the phase noise at normalized 1GHz is -95.1dBc / HzR 1kHz. -99.26dBc / Hz @ 10kHz @ -142.6dBc / HzR 1MHz. The spurious suppression is better than -90 dBc.The optimized frequency synthesizer has a frequency coverage range of 31.25 MHz and a theoretical frequency resolution of 0.6 Hz. Normalized 1GHz phase noise -102.01dBc / Hzr @ 100HzN -114.01dBcr / HzR 1kHz. 131.29dBc / Hz1MHz. at the same time, the design and test results of this paper are analyzed and compared, and the future work is prospected.
【学位授予单位】：东南大学
【学位级别】：硕士
【学位授予年份】：2015
【分类号】：TN74

【相似文献】