当前位置:主页 > 科技论文 > 电子信息论文 >

CMOS模拟运算放大器的设计重用

发布时间:2018-05-20 12:29

  本文选题:模拟电路设计 + 模拟IP ; 参考:《杭州电子科技大学》2017年硕士论文


【摘要】:目前,在集成电路和系统的设计中基于IP核的设计已得到广泛应用。IP核通常被分为硬核、软核和固核。对数字电路,三种类型的IP核都已得到广泛应用。但对于模拟电路,由于其设计自动化水平较低,所以当前广泛应用的只有硬核,即经工艺流片验证通过的设计版图。这只有当该IP核的各种性能参数要求与设计者的应用需求完全匹配时才可行,否则,就无法利用这样的硬核。为了实现模拟电路更广泛意义上的基于IP的设计,需要研究当应用需求或工艺条件发生变化时,如何从已完成的一个具体电路设计出发,通过设计参数的改变,即resizing,尽快得到新的设计。本文研究的即是如何将一个在某一工艺线上已设计好的电路模块,在保持主要性能指标基本不变的要求下,通过resizing移植到新的工艺。文章的主要工作是提出了运算放大器电路设计重用的一种新方法。与文献中已有的工作类似,方法的基本思想是设法匹配移植前后电路的工作电流和部分MOS管的小信号跨导gm、输出电导gds,从而保证关键的电路性能指标不变,不同的是具体实现匹配的方法。本文采用的是通过求解基于BSIM模型的沟道电流、跨导与输出电导匹配方程的方法,克服了现有方法中由于采用不准确模型存在误差的问题。文章给出了Miller补偿两级运算放大器、单端输出折叠式共源共栅放大器、及带共模反馈的全差分折叠式共源共栅放大器等电路从0.35μm工艺到0.18μm工艺的移植实例,通过移植前后MOS管的参数及电路性能指标的比较,证明了本文设计重用方法的可行性与有效性。
[Abstract]:At present, the design based on IP core has been widely used in the design of integrated circuits and systems. The IP core is usually divided into hard core, soft core and fixed core. For digital circuits, three types of IP cores have been widely used. However, for analog circuits, due to their low level of design automation, only the hard core is widely used, that is, the design layout verified by the process flow sheet. This is only feasible if the various performance parameters of the IP core are exactly matched with the application requirements of the designer, otherwise, such a hard core cannot be utilized. In order to realize the design based on IP in the broader sense of analog circuit, it is necessary to study how to change the design parameters from a specific circuit design that has been completed when the application requirements or process conditions change. That is, resizing, as soon as possible to get a new design. In this paper, we study how to transplant a circuit module which has been designed on a certain process line to a new process through resizing under the requirement of keeping the main performance index unchanged. The main work of this paper is to put forward a new method of design reuse of operational amplifier circuit. The basic idea of the method is to match the current of the circuit before and after the transplant and the small signal transconductance of some MOS transistors to output conductance GDP, so as to ensure that the key circuit performance indexes remain unchanged. What is different is the concrete realization matching method. In this paper, by solving the channel current, transconductance and output conductance matching equations based on BSIM model, we overcome the error problem of the existing methods because of the inaccurate model. Examples of Miller compensation two-stage operational amplifier, single-end output foldable common-gate amplifier and fully differential foldable common-gate amplifier with common-mode feedback from 0.35 渭 m process to 0.18 渭 m process are given in this paper. By comparing the parameters and circuit performance of MOS tube before and after transplantation, the feasibility and effectiveness of the reusing method are proved.
【学位授予单位】:杭州电子科技大学
【学位级别】:硕士
【学位授予年份】:2017
【分类号】:TN722.77

【参考文献】

相关期刊论文 前1条

1 许居衍;半导体技术发展限制及其逻辑发展趋势[J];世界科技研究与发展;1999年05期

相关博士学位论文 前1条

1 李丽;集成电路设计方法及IP设计技术的研究[D];合肥工业大学;2002年

相关硕士学位论文 前1条

1 代扬;模拟集成电路自动化设计方法的研究[D];湖南大学;2004年



本文编号:1914626

资料下载
论文发表

本文链接:https://www.wllwen.com/kejilunwen/dianzigongchenglunwen/1914626.html


Copyright(c)文论论文网All Rights Reserved | 网站地图 |

版权申明:资料由用户9f905***提供,本站仅收录摘要或目录,作者需要删除请E-mail邮箱bigeng88@qq.com