一种基于MCML和TSPC的分频器设计

发布时间：2018-11-15 19:11

【摘要】：分频器作为电子系统中常处于高频段工作的基本模块,在频率综合器、正交信号生成、时钟产生、数据恢复以及高频光纤通信系统中得到广泛应用,分频器的工作状态常常成为高速电子系统工作的瓶颈之一,其特性往往对电子系统性能也有决定性的影响。论文设计的多模分频器主要采用九级级联的除2/除3单元构成。除2/除3模块的主要单元是高速触发器,在综合考虑设计中速度、面积和功耗的要求后,选择在频率较高处采用MOS电流模逻辑(Mos Current Mode Logic,MCML)结构,在频率较低处采用真单相时钟(True Single Phase Clock,TSPC)结构。针对除2/除3单元具有模块化、易于优化功耗,但实现分频比范围有限的缺点,通过添加适当的门级和输出级电路,扩宽了分频比范围,使其既能实现高速、低功耗的性能指标,也能实现宽分频比。论文基于CSMC 0.5?m CMOS工艺,工作的电源电压为2.5V,加载输入频率为0.5GHz~3GHz范围的时钟信号时,用Cadence Spectre仿真,仿真结果表明该多模分频器能在128~1023范围内连续变化且可以配置,满足设计要求。
[Abstract]:As a basic module in electronic system, frequency divider is widely used in frequency synthesizer, orthogonal signal generation, clock generation, data recovery and high frequency optical fiber communication system. The working state of frequency divider often becomes one of the bottlenecks of high-speed electronic system, and its characteristics often have a decisive effect on the performance of electronic system. The multimode divider designed in this paper is mainly composed of 9-stage cascade divider 2 / divider 3 units. The main unit of except 2 / 3 module is high speed flip-flop. After considering the requirements of speed, area and power consumption in the design, MOS current mode logic (Mos Current Mode Logic,MCML (Mos Current Mode Logic,MCML) structure is adopted at higher frequency. The true single phase clock (True Single Phase Clock,TSPC) structure is used at lower frequency. In view of the modularization of divided-2 / divide-3 unit, which is easy to optimize power consumption, but the range of divide-frequency ratio is limited, by adding appropriate gate level and output stage circuit, the range of divide-frequency ratio is widened, which can realize high speed. Low power performance index, but also can achieve wide frequency division ratio. Based on the CSMC 0.5m CMOS technology, the working voltage is 2.5V. When the clock signal with input frequency of 0.5GHz~3GHz range is loaded, the Cadence Spectre simulation is used. The simulation results show that the multi-mode divider can be continuously varied and configurable in the range of 128B1023, which meets the design requirements.
【学位授予单位】：贵州大学
【学位级别】：硕士
【学位授予年份】：2015
【分类号】：TN772

【相似文献】