PCIe事务层及数据链路层的实现与验证
[Abstract]:The bus is spread throughout the computer system, making all parts of the computer system a whole. It carries the effective information and transmits between different parts of the computer system. The functions of each part are integrated to complete the function of the system. With the increasing of computer speed, the performance of graphics card and memory CPU is developing rapidly, and bus is becoming the bottleneck of computer system performance. This topic comes from the research project fiber channel protocol chip development. The PCI bus, which is widely used in the industry, can provide the maximum bandwidth of 133MB / s, which can not meet the requirements of the chip, so the third generation PCI Express protocol is adopted in the design of the chip. PCIe bus based on PCI Express protocol has many excellent characteristics, such as high bandwidth, low delay, strong anti-interference, high expansibility, high reliability. Increased the ability to hang down, so that the performance of PCIe to a new level. What we have to do is to convert the theoretical advantage of PCI Express protocol into the advantage of practical application. This paper is divided into three parts: theory, realization and verification. In the theoretical part, the basic concept of PCI Express is introduced according to PCI Express protocol, and the basic functions of transaction layer and data link layer are emphatically introduced, as well as the composition and function of these two layers of data packets. In the realization part, PCI Express transaction layer and data link layer are basically realized according to PCI Express protocol, high performance, low delay as the target, according to the flow chart designed by IC. The design of transaction layer and data link layer is divided into two modules: sending module and receiving module, and some additional function modules, such as flow control, etc. Part of the emphasis of verification is the construction of verification platform. The verification platform built in this paper contains automatic detection module. The verification results are compared automatically and the efficiency of verification work is greatly reduced. At the same time, the PCI Express device can be used as the root complex and the endpoint device to work, so the reuse of the protocol code module in this verification platform reduces the difficulty of building the verification platform. Finally, the whole PCIe module is systematically verified, and good results are obtained.
【学位授予单位】:西安电子科技大学
【学位级别】:硕士
【学位授予年份】:2013
【分类号】:TP336
【参考文献】
相关期刊论文 前10条
1 姬中凯;;基于FPGA的具有流量控制机制的高速串行数据传输系统设计[J];电子产品世界;2012年04期
2 黄明辉;;从PCI Express总线演进看高速串行接口跃上主流[J];电子与电脑;2009年03期
3 宋秀兰;吴晓波;;高性能验证平台设计与搭建[J];电子器件;2008年06期
4 郑明春;杨寿保;于晓梅;孙伟峰;;一种提高异构网络传输性能的双向流量控制机制[J];电子学报;2006年05期
5 庄智为;PCIe规格交替 芯片群雄并起[J];电子技术;2005年10期
6 廖寅龙;田泽;;FC网络通信中PCIe的接口的设计与实现[J];航空计算技术;2010年04期
7 刘杰;徐伟俊;夏宇闻;秦冀龙;;设计验证中的随机约束[J];中国集成电路;2006年11期
8 徐伟俊;杨鑫;陈先勇;夏宇闻;;针对功能覆盖率的验证过程[J];中国集成电路;2007年07期
9 吴士萍,车娟,黄君凯;基于Verilog的循环冗余校验(CRC)的实现[J];暨南大学学报(自然科学与医学版);2004年01期
10 曹吉海;张新潮;宋琳;;PCI Express数据链路层缓冲器结构的改进[J];计算机测量与控制;2008年02期
相关硕士学位论文 前4条
1 劳懋元;PCI-Express数据链路层的设计[D];浙江大学;2006年
2 陈炳军;PCI Express数据事务层的设计及验证[D];浙江大学;2006年
3 马克杰;PCI Express交换器IP核的设计与研究[D];山东大学;2007年
4 张亮;PCI Express协议的实现与验证[D];西安电子科技大学;2012年
本文编号:2126773
本文链接:https://www.wllwen.com/kejilunwen/jisuanjikexuelunwen/2126773.html