分布式雷达目标信息预处理及控制的设计实现
发布时间：2018-10-05 21:33
【摘要】：随着FPGA技术的发展,其应用领域也在不断扩大。科研工作者将FPGA用来处理雷达信号,由于雷达信号数据量大并且要求对信号处理实时完成,传统的DSP处理器已很难满足要求。由于FPGA采用并行工作方式,易于实现流水线工作,将逐渐取代DSP在雷达信号处理领域的主导地位。本文对分布式雷达控制器及目标信息预处理进行研究,完成以下工作:1.介绍了数字信号边沿时间与带宽的关系,比较详细的分析了各类影响信号完整性(SI)的因素,包括传输线理论、信号反射、串扰、差分互连,以及阻抗匹配、走线拓扑结构等相关理论。2.完成了分布式雷达控制及信号预处理硬件的设计实现,包括系统方案的确定以及关键器件的选型,系统原理图包括UART串口电路模块、数据采样电路模块、差分驱动电路模块,分布式雷达目标信息接收电路模块等,以及PCB设计、PCB制作和关键信号的信号完整性仿真。3.完成了分布式雷达目标信息预处理的关键模块实现,如CORDIC求正余弦模块,单精度浮点加法运算、单精度浮点乘法运算、定点数和浮点数的互相转换。最后对上述基本模块完成了时序仿真,并与MATLAB仿真结果进行对比达到预期精度。4.本文对接收到的目标信息进行预处理,从雷达坐标系转换到阵列坐标系中,通过前面的各基础模块的组合实现阵列坐标系目标的距离、方位角、俯仰角等,给出的各模块的仿真结果及分析,并与MATLAB计算出的结果进行对比达到预期精度。
[Abstract]:With the development of FPGA technology, its application field is also expanding. Researchers use FPGA to process radar signals. Because of the large amount of radar signal data and the requirement of real-time signal processing, the traditional DSP processor has been difficult to meet the requirements. Because FPGA adopts parallel working mode, it is easy to realize pipeline operation, which will gradually replace the leading position of DSP in radar signal processing field. In this paper, the distributed radar controller and target information preprocessing are studied, and the following work is accomplished: 1. This paper introduces the relationship between digital signal edge time and bandwidth, and analyzes in detail various factors affecting signal integrity (SI), including transmission line theory, signal reflection, crosstalk, differential interconnection, and impedance matching. Line topology and other related theories. 2. The design and implementation of distributed radar control and signal preprocessing hardware are completed, including the determination of system scheme and the selection of key devices. The system schematic diagram includes UART serial port circuit module, data sampling circuit module, differential drive circuit module. Distributed radar target information receiving circuit module, PCB design, PCB fabrication and signal integrity simulation. 3. The key modules of distributed radar target information preprocessing are completed, such as CORDIC sinusoidal module, single precision floating-point addition operation, single-precision floating-point multiplication operation, and the conversion between fixed point number and floating-point number. Finally, the timing simulation of the above basic modules is completed, and compared with the simulation results of MATLAB, the expected accuracy. 4. 4. In this paper, we preprocess the received target information, transform from radar coordinate system to array coordinate system, realize the distance, azimuth and pitch angle of array coordinate system by the combination of each basic module in front. The simulation results and analysis of each module are given, and compared with the results calculated by MATLAB, the expected accuracy is achieved.
【学位授予单位】：电子科技大学
【学位级别】：硕士
【学位授予年份】：2014
【分类号】：TN957.51
本文编号：2254942
[Abstract]:With the development of FPGA technology, its application field is also expanding. Researchers use FPGA to process radar signals. Because of the large amount of radar signal data and the requirement of real-time signal processing, the traditional DSP processor has been difficult to meet the requirements. Because FPGA adopts parallel working mode, it is easy to realize pipeline operation, which will gradually replace the leading position of DSP in radar signal processing field. In this paper, the distributed radar controller and target information preprocessing are studied, and the following work is accomplished: 1. This paper introduces the relationship between digital signal edge time and bandwidth, and analyzes in detail various factors affecting signal integrity (SI), including transmission line theory, signal reflection, crosstalk, differential interconnection, and impedance matching. Line topology and other related theories. 2. The design and implementation of distributed radar control and signal preprocessing hardware are completed, including the determination of system scheme and the selection of key devices. The system schematic diagram includes UART serial port circuit module, data sampling circuit module, differential drive circuit module. Distributed radar target information receiving circuit module, PCB design, PCB fabrication and signal integrity simulation. 3. The key modules of distributed radar target information preprocessing are completed, such as CORDIC sinusoidal module, single precision floating-point addition operation, single-precision floating-point multiplication operation, and the conversion between fixed point number and floating-point number. Finally, the timing simulation of the above basic modules is completed, and compared with the simulation results of MATLAB, the expected accuracy. 4. 4. In this paper, we preprocess the received target information, transform from radar coordinate system to array coordinate system, realize the distance, azimuth and pitch angle of array coordinate system by the combination of each basic module in front. The simulation results and analysis of each module are given, and compared with the results calculated by MATLAB, the expected accuracy is achieved.
【学位授予单位】：电子科技大学
【学位级别】：硕士
【学位授予年份】：2014
【分类号】：TN957.51
【参考文献】
相关期刊论文 前1条
1 于敦山,沈绪榜;32位定/浮点乘法器设计[J];半导体学报;2001年01期
相关硕士学位论文 前1条
1 杨洪军;信号完整性分析及其在高速PCB设计中的应用[D];电子科技大学;2006年
，本文编号：2254942
本文链接：https://www.wllwen.com/kejilunwen/wltx/2254942.html
