基于SBST的LVDT解调电路在线测试研究
[Abstract]:The LVDT (Linear Variable Differential Transformer) demodulation circuit chip is one of the important function modules of the main controller of the aero-engine system. This makes the chip more and more vulnerable to various failures. In order to improve the overall reliability of the aero-engine control system, it is urgent to equip an effective on-line fault detection module and to consider the effective application of the test method in the design phase of the chip. Therefore, the online testing method of LVDT demodulation circuit based on software self-test SBST (Software-Based-Self-Test) is studied in this paper. Based on the analysis of the existing on-line testing methods for IC chips, a testing structure based on software self-testing is proposed in this paper. The added microprocessor is used to apply the test vector and control the test flow. The test scheduler is stored in the ROM, of the processor while the test excitation and ideal response data are stored in the RAM. Based on the instruction of microprocessor, the test control and test scheduling program can realize the on-line test of each function module of LVDT demodulation circuit. In order to realize the test data with small scale and high fault coverage, except for the memory module which adopts the improved March C algorithm, the test data of the other function modules are generated by the ATPG tool software TetraMAX.. The test structure based on SBST has good expansibility and flexibility, and it can adapt to the function design and performance parameter adjustment of LVDT chip under test. In addition, a microprocessor self-testing method based on SBST is proposed for the core unit processor module of on-line testing architecture. According to the function of each sub-module, the underlying fault model can be tested by the corresponding processor instruction program. Based on the on-line testing method, the prototype circuit of LVDT demodulator based on SBST is constructed, and the dynamic test flow of SBST is simulated by using filter, controller and other modules as the circuit to be tested. The function of on-line test circuit is verified by EDA software such as Design Complier and self-developed hardware simulation platform based on Spartan6 FPGA, and the performance analysis is given.
【学位授予单位】:南京航空航天大学
【学位级别】:硕士
【学位授予年份】:2017
【分类号】:V233.7
【参考文献】
相关期刊论文 前9条
1 蒋志涛;刘品宽;温志杰;;基于LVDT和SGS的微定位嵌入式控制系统[J];仪表技术与传感器;2011年08期
2 邹明虎;姜树和;闫军;陈力;;基于伪穷举测试法的雷达板级电路故障诊断[J];测试技术学报;2011年04期
3 冯欢欢;吴旭光;肖鼎新;吴祥;;高精密圆度仪的研究与设计[J];计算机测量与控制;2011年03期
4 陈智勇;;基于FPGA的流水线微处理器设计[J];微计算机信息;2009年05期
5 陈文智;姜振宇;吴帆;;基于MIPS体系的扩展指令融合技术[J];计算机学报;2008年11期
6 黄旺华;李振坤;刘怡俊;黄静怡;;基于FPGA流水线RISC微处理器的设计[J];微计算机信息;2008年14期
7 陈明静,向东;基于扫描森林的BIST策略[J];计算机工程与科学;2005年04期
8 袁丹寿,黄琼珍,戎蒙恬;基于MIPS核的片上系统总线控制器设计[J];计算机工程与应用;2004年36期
9 徐磊,孙义和,陈弘毅;基于扫描的低测试功耗结构设计[J];计算机研究与发展;2001年12期
相关博士学位论文 前1条
1 谈恩民;数字电路BIST设计中的优化技术[D];上海交通大学;2007年
相关硕士学位论文 前10条
1 尹娟;MIPS处理器目标代码生成实现和相关优化技术的研究[D];南京航空航天大学;2014年
2 江丽君;数字集成电路故障模型研究及故障注入平台设计[D];哈尔滨工业大学;2013年
3 张q琨;基于BIST的FPGA内部延时故障测试方法的研究与应用[D];西安电子科技大学;2011年
4 李常;嵌入式MIPS微处理器设计[D];清华大学;2010年
5 李蕙;数字电路桥接故障的测试与诊断[D];浙江大学;2010年
6 申明远;32位MIPS构架的流水线的逻辑设计[D];西安电子科技大学;2008年
7 辛建宏;基于32位MIPS指令集的ALU及CP0模块的设计[D];西安电子科技大学;2008年
8 薛勃;32位MIPS处理器研究及其软硬件建模[D];上海交通大学;2007年
9 李静梅;基于MIPS处理器的分支预测机制的研究与设计[D];哈尔滨工程大学;2007年
10 邓禹丹;数字电路测试生成平台研究与可测性设计的应用[D];南京航空航天大学;2007年
,本文编号:2327520
本文链接:https://www.wllwen.com/kejilunwen/zidonghuakongzhilunwen/2327520.html