基于AP-SOC的动态可重构系统设计与实现

发布时间：2018-05-02 16:29

本文选题：动态可重构 + AP-SOC　；参考：《电子科技大学》2017年硕士论文

【摘要】：动态可重构系统是无人机机载信号处理平台的重要组成部分。动态可重构技术能够根据不同的功能需求对计算资源进行动态重配置。目前大多数动态重构系统由于软硬件任务分离,处理器与总线架构限制等问题,存在着开发周期长,移植难度大等缺点。因此,在保证任务功能及参数动态加载的前提下,如何构建软硬件高度耦合的动态可重构系统具有重要的研究意义。作者利用软硬件高度集成的AP-SOC(all-programmable system on chips)芯片以及AXI传输协议,DMA传输机制等相关技术,完成了一种在软硬件动态耦合和实时调度下可以进行快速任务切换以及参数加载的动态重构系统。文章首先针对传统可重构系统软硬件分离问题,结合动态重构相关技术,根据动态可重构系统数据存储传输,动态任务切换等需求,提出了基于AP-SOC芯片的动态可重构系统方案。该方案中软硬件任务集成在单个芯片上,通过高级可扩展总线接口进行交互,主要对传统可重构系统中软硬件任务只能运行在不同环境通过外部总线进行交互的缺点进行了改进。其次,文章从硬件电路,可编程逻辑子系统以及处理器子系统三个方面介绍了整个动态可重构系统的设计与实现。其中着重解决了远程数据传输、软硬件模块间数据高速传输、重构实时进程控制等问题。其中千兆以太网技术解决了远程更新配置文件问题,AXI(Advanced eXtensible Interface)总线技术解决了软硬件模块数据交互的问题,DMA传输机制提升了整体配置速率,重构时序控制器保证了目标重构芯片按照SelectMAP协议正确进行配置。整个系统以单Zynq芯片为主体实现了动态重构功能,具有良好的可操作性和可移植性。本文所设计并实现的基于AP-SOC动态可重构系统在信号处理载板上进行了测试与验证。根据结果表明。整个系统正常工作,可以通过以太网进行配置文件更新,且多次测试整体重构时间均不超过600ms,达到了不超过1s的动态任务切换设计需求。
[Abstract]:Dynamic reconfigurable system is an important part of UAV airborne signal processing platform. Dynamic reconfigurable technology can dynamically reconfigure computing resources according to different functional requirements. At present, most dynamic reconfiguration systems have the disadvantages of long development cycle and difficulty of transplanting due to the separation of software and hardware tasks and the limitation of processor and bus architecture. Therefore, on the premise of ensuring the dynamic loading of task functions and parameters, it is of great significance to study how to construct a dynamic reconfigurable system with high coupling between software and hardware. The author makes use of the highly integrated AP-SOC(all-programmable system on chipschip and the transmission mechanism of AXI transmission protocol. A dynamic reconfiguration system with fast task switching and parameter loading under the dynamic coupling of software and hardware and real-time scheduling is completed. Aiming at the problem of hardware and software separation of traditional reconfigurable system, combining with the related technology of dynamic reconfiguration, according to the requirements of data storage and transmission of dynamic reconfigurable system and dynamic task switching, a dynamic reconfigurable system scheme based on AP-SOC chip is proposed in this paper. In this scheme, the software and hardware tasks are integrated on a single chip and interacted with each other through an advanced extensible bus interface. In this paper, the shortcomings of traditional reconfigurable system in which the software and hardware tasks can only run in different environments and interact with each other by external bus are improved. Secondly, this paper introduces the design and implementation of the whole dynamic reconfigurable system from three aspects: hardware circuit, programmable logic subsystem and processor subsystem. The problems of remote data transmission, high speed data transmission between hardware and software modules, and reconstruction of real-time process control are emphatically solved. Among them, Gigabit Ethernet technology solves the problem of remote updating configuration file. The bus technology of ax I / Advanced eXtensible Interface solves the problem of data exchange between software and hardware modules. The reconfigurable timing controller ensures that the target reconfiguration chip is configured correctly according to SelectMAP protocol. The whole system uses single Zynq chip as the main body to realize the dynamic reconfiguration function, which has good operability and portability. The dynamic reconfigurable system based on AP-SOC designed and implemented in this paper is tested and verified on the signal processing board. The results show that. The whole system works normally, can update the configuration file through Ethernet, and the overall reconfiguration time of multiple tests is less than 600ms. the dynamic task switching design requirement is not more than 1s.
【学位授予单位】：电子科技大学
【学位级别】：硕士
【学位授予年份】：2017
【分类号】：V279;V243;TN47

【参考文献】