GCT横向变掺杂(VLD)结终端结构的优化设计
[Abstract]:As a new type of power semiconductor device, integrated gate commutation thyristor (IGCT) is widely used in high power field. The blocking voltage and its stability are very important indicators to measure the blocking ability and reliability of the device. In order to improve the blocking voltage, stability and chip utilization of GCT, it is necessary to optimize the design of the junction terminal structure. Taking 4.5kV GCT as an example, this paper presents a design method for the terminal structure of transversely variable doped (VLD) junctions. Firstly, by using Sentaurus-TCAD simulation software, the voltage resistance mechanism and breakdown characteristics of the terminal structure of the VLD junction are studied, and the appropriate terminal structure parameters are extracted. Secondly, the influence of the charge in the passivation layer on the breakdown characteristics of the device is compared and analyzed. Finally, the key fabrication process of GCTVLD structure is analyzed. The main contents are as follows: first, the structure characteristics and traditional design ideas of VLD are analyzed, and a more convenient design method of terminal mask is proposed. A GCT terminal structure is designed with this method, and the simulation is carried out by Sentaurus-TCAD software. The results show that the VLD structure is superior to the traditional bevel terminal and the common field limiting loop terminal structure in voltage efficiency, stability and terminal size. The structure parameters of the terminal are optimized. Secondly, the passivation film of VLD terminal structure is studied. The influence of fixed charge in passivation layer on the distribution of breakdown electric field and breakdown voltage is analyzed. The results show that the polarity (positive, negative) and density Qss of the fixed charge in the passivation layer have great influence on the breakdown characteristics of the terminal, and it is not suitable for the terminal structure of the VLD junction when the fixed charge density is greater than 1 脳 109cm2. Thirdly, the key technology of GCTVLD is studied. According to the optimized VLD mask parameters, the specific process implementation scheme of VLD doping profile is given by process simulation, and the blocking characteristics of GCT VLD structure are verified by simulation. The results verify the feasibility of the design method proposed in this paper. The research results in this paper have certain reference value for the design of junction terminal structure of high voltage deep junction device.
【学位授予单位】:西安理工大学
【学位级别】:硕士
【学位授予年份】:2017
【分类号】:TN34
【参考文献】
相关期刊论文 前10条
1 王彩琳;于凯;;沟槽负斜角终端结构的耐压机理与击穿特性分析[J];固体电子学研究与进展;2011年04期
2 韩培育;季静佳;朱凡;王振交;钱洪强;李果华;;PECVD制备SiO_x-SiN_x薄膜的研究[J];半导体技术;2010年07期
3 赵春宝;金鸿;陈森;赵玮;;低介电常数聚酰亚胺材料制备的研究进展[J];绝缘材料;2010年02期
4 赵雄燕;;低介电常数聚喹啉衍生物薄膜的合成与表征(英文)[J];物理化学学报;2010年04期
5 郑英兰;王颖;钟玲;吴春瑜;;功率半导体器件终端SIPOS/PI复合钝化结构研究[J];辽宁大学学报(自然科学版);2010年01期
6 刘侠;夏晓娟;孙伟锋;;钝化层质量对高压功率器件可靠性的影响[J];固体电子学研究与进展;2009年03期
7 卞铮;李冰;;高压高可靠性VDMOS功率器件钝化膜工艺研究[J];微电子学;2008年04期
8 邓洁;覃礼钊;吴正龙;;类金刚石膜的性质及应用[J];现代科学仪器;2007年03期
9 Th.Stiasny;P.Streit;M.Rahimo;E.Carroll;李永建;;优化安全工作区(SOA)性能的下一代IGCT[J];电力电子;2007年01期
10 胡芸菲,沈辉,梁宗存,刘正义;多晶硅薄膜太阳电池的研究与进展[J];太阳能学报;2005年02期
相关硕士学位论文 前3条
1 许高潮;一种具有VLD终端结构的600V VDMOS设计[D];电子科技大学;2015年
2 李永祥;化学液相沉积Al_2O_3薄膜钝化p型黑硅的研究[D];大连理工大学;2013年
3 孙捷;化学液相淀积法制备氧化铝薄膜[D];大连理工大学;2003年
,本文编号:2330164
本文链接:https://www.wllwen.com/kejilunwen/dianzigongchenglunwen/2330164.html