当前位置:主页 > 科技论文 > 电子信息论文 >

基于MOTFT的行集成驱动电路的研究

发布时间:2018-12-26 18:52
【摘要】:金属氧化物薄膜晶体管(MOTFT)具有迁移率高、制备工艺简单,可以生长在柔性衬底上等优点,是具有重大发展潜力的下一代TFT技术,采用MOTFT设计显示驱动电路,以满足大尺寸、高分辨率、柔性透明的显示需求,并降低显示屏成本和实现显示设备的窄边框设计,近年来已成为国内外的研究热点之一。为适应显示屏低功耗和高分辨率的发展趋势,从降低功耗和提高输出速度两个方面对基于MOTFT的行集成驱动电路进行研究。在低功耗型的行集成驱动电路的研究中,分析了现有交流和直流驱动输出级在功耗和速度上的优缺点,设计了交直流驱动输出级,大幅降低交流驱动输出级的动态功耗,并缩短了直流驱动输出级的上升时间。在此基础上,设计了一种采用交直流驱动输出级的行集成驱动电路,并采用BCE工艺在玻璃衬底上制作了46级电路进行测试,实验结果显示,与采用交流驱动输出级的行集成驱动电路相比,采用交直流驱动输出级的行集成驱动电路节省约57%的功耗。另一方面,分析了现有行集成驱动电路中二极管接法反相器和时钟控制反相器存在的问题,设计了反馈型反相器,大幅减少了二极管接法反相器的静态功耗,避免了时钟控制反相器的动态功耗。在此基础上,设计了一种采用反馈型反相器的行集成驱动电路,使单级电路中仅有一个小尺寸的晶体管与时钟信号相连接以降低动态功耗,48级采用BCE工艺集成在柔性衬底上的电路实验结果显示,单级该行集成驱动电路的功耗为18.3μW,与现有采用单时钟控制的行集成驱动电路相比,节省了约44.8%的功耗,有效降低了电路功耗。在高输出速度的行集成驱动电路的研究中,分析了现有行集成驱动电路的输入级和输出级在速度上存在的问题,并对现有的输入级和输出级进行优化设计,以提高输出晶体管的栅极电压,增大输出电流,提高电路的输出速度。在此基础上,设计了一种采用优化后的输入级与输出级的双边行集成驱动电路,仿真结果显示,相同条件下与现有采用交流驱动输出级的行集成驱动电路相比,该电路上拉时输出晶体管栅极电压提高了约40.1%,下拉时输出晶体管栅极电压提高了约144.4%,输出上升与下降时间均减少约44.4%,有效提高了输出速度。
[Abstract]:Metal oxide thin film transistor (MOTFT) has the advantages of high mobility, simple preparation process, and can be grown on flexible substrates. It is the next generation TFT technology with great development potential. The display drive circuit is designed by using MOTFT to satisfy the large size. In recent years, high resolution, flexible and transparent display demand, reducing the cost of display screen and realizing the narrow border design of display equipment have become one of the research hotspots at home and abroad. In order to adapt to the development trend of low power consumption and high resolution of display screen, the row integrated drive circuit based on MOTFT is studied from two aspects of reducing power consumption and increasing output speed. In the research of the low power type row integrated drive circuit, the advantages and disadvantages of the current AC and DC drive output stages in power consumption and speed are analyzed, and the AC / DC drive output stage is designed, which greatly reduces the dynamic power consumption of the AC drive output stage. The rise time of DC drive output stage is shortened. On this basis, a row integrated drive circuit with AC / DC drive output level is designed, and 46 stage circuits are fabricated on glass substrate by BCE process. Compared with the row integrated drive circuit with AC drive output stage, the line integrated drive circuit using AC / DC drive output stage saves about 57% power consumption. On the other hand, the problems of diode connection inverter and clock controlled inverter are analyzed, and the feedback inverter is designed, which greatly reduces the static power consumption of diode junction inverter. The dynamic power consumption of the clock controlled inverter is avoided. On this basis, a row integrated drive circuit with feedback inverter is designed, in which there is only one small transistor connected to the clock signal to reduce the dynamic power consumption. The experimental results of 48 stage integrated circuit on flexible substrate using BCE process show that the power consumption of single-stage integrated drive circuit is 18.3 渭 W, which is about 44.8% less than that of the current row integrated drive circuit controlled by single clock. The circuit power consumption is reduced effectively. In the research of row integrated drive circuit with high output speed, this paper analyzes the speed problems of the input and output stages of the current line integrated drive circuit, and optimizes the design of the existing input and output stages. In order to improve the gate voltage of the output transistor, increase the output current, improve the output speed of the circuit. On this basis, a two-sided row integrated drive circuit with optimized input and output levels is designed. The simulation results show that, under the same conditions, compared with the existing row integrated drive circuit with AC drive output level, The gate voltage of the output transistor increases about 40.1 when the circuit is pulled up, the gate voltage of the output transistor increases about 144.4 when the output is pulled down, the time of output rise and fall is reduced by about 44.4, and the output speed is improved effectively.
【学位授予单位】:华南理工大学
【学位级别】:硕士
【学位授予年份】:2015
【分类号】:TN873;TN321.5

【参考文献】

相关期刊论文 前4条

1 曹镛;陶洪;邹建华;徐苗;兰林锋;王磊;彭俊彪;;金属氧化物薄膜晶体管及其在新型显示中的应用[J];华南理工大学学报(自然科学版);2012年10期

2 王磊;徐苗;兰林锋;邹建华;陶洪;徐华;李民;罗东向;彭俊彪;;金属氧化物TFT驱动AMOLED显示研究进展[J];中国科学:化学;2013年11期

3 廖燕平;王军;;有机薄膜晶体管及其集成电路[J];现代显示;2007年08期

4 雷博琳;郭小军;司秉玉;唐先柱;;浅谈低功耗液晶显示屏的设计技术[J];现代显示;2013年06期



本文编号:2392541

资料下载
论文发表

本文链接:https://www.wllwen.com/kejilunwen/dianzigongchenglunwen/2392541.html


Copyright(c)文论论文网All Rights Reserved | 网站地图 |

版权申明:资料由用户0e5fe***提供,本站仅收录摘要或目录,作者需要删除请E-mail邮箱bigeng88@qq.com