基于VHDL语言和FPGA的电子密码锁
发布时间：2019-03-07 13:35
【摘要】：随着科技水平的提高,普通机械锁不能满足人们对安全防盗的要求。电子密码锁应运而生,并且在银行、实验室等对安全性要求较高的地方越来越普及。本次设计的载体是现场可编程逻辑器件(FPGA),用硬件描述语言(VHDL)在Altera公司的MAX-PLUSII平台上完成硬件主体设计、功能仿真和时序分析,给出了一种电子密码锁的设计方案。所设计的电子密码锁具有上锁功能,解锁功能,重置密码功能,清零功能和系统报警功能。当连续三次输入错误密码时,系统在第四次输入密码时即发出警报。本文首先介绍了FPGA的工作原理、芯片结构、设计流程和发展方向,还有VHDL的特点和结构。然后详细介绍了六位电子密码锁的设计过程和各个模块的设计程序。本次设计的系统按照过程逐步细致划分为三个部分,第一部分是键盘模块电路,包括提供时钟信号的时钟产生电路,为密码锁输入密码的键盘输入电路,通过动态扫描和按键操作产生数字组合的键盘扫描电路,把数字组合转译成键盘各按键功能的键盘译码电路和使输入的密码逐个显示的数字存储电路。第二部分是密码锁总控制电路,包括数字按键输入电路,功能按键设计电路,密码上锁、解锁、清除电路和系统报警电路。第三部分是显示电路,包括六选一数据选择电路和七段数码管显示电路。
[Abstract]:With the improvement of science and technology, ordinary mechanical locks can not meet the requirements of security and anti-theft. The electronic password lock emerges as the times require, and in the bank, the laboratory and so on the higher security request place is more and more popular. The carrier of this design is the field programmable logic device (FPGA),) and the hardware description language (VHDL) to complete the hardware main body design, function simulation and timing analysis on the MAX-PLUSII platform of Altera Company. A design scheme of the electronic password lock is given. The designed electronic password lock has lock function, unlock function, reset password function, zero clearing function and system alarm function. When the wrong password is entered three times in a row, the system alarms when the password is entered the fourth time. This paper first introduces the working principle, chip structure, design flow and development direction of FPGA, as well as the characteristics and structure of VHDL. Then the design process of the six-bit electronic cipher lock and the design procedure of each module are introduced in detail. The system is divided into three parts step by step according to the process. The first part is the keyboard module circuit, including the clock generation circuit which provides the clock signal, and the keyboard input circuit which inputs the password for the password lock. By means of dynamic scanning and keystroke operation, the digital combination is translated into keyboard decoding circuit with keypad function and digital memory circuit to display the input password one by one. The second part is the main control circuit of password lock, including digital key input circuit, function key design circuit, password lock, unlock circuit, clear circuit and system alarm circuit. The third part is the display circuit, including six-select one data selection circuit and seven-segment digital display circuit.
【学位授予单位】：内蒙古大学
【学位级别】：硕士
【学位授予年份】：2015
【分类号】：TS914.211.7;TN791
本文编号：2436166
[Abstract]:With the improvement of science and technology, ordinary mechanical locks can not meet the requirements of security and anti-theft. The electronic password lock emerges as the times require, and in the bank, the laboratory and so on the higher security request place is more and more popular. The carrier of this design is the field programmable logic device (FPGA),) and the hardware description language (VHDL) to complete the hardware main body design, function simulation and timing analysis on the MAX-PLUSII platform of Altera Company. A design scheme of the electronic password lock is given. The designed electronic password lock has lock function, unlock function, reset password function, zero clearing function and system alarm function. When the wrong password is entered three times in a row, the system alarms when the password is entered the fourth time. This paper first introduces the working principle, chip structure, design flow and development direction of FPGA, as well as the characteristics and structure of VHDL. Then the design process of the six-bit electronic cipher lock and the design procedure of each module are introduced in detail. The system is divided into three parts step by step according to the process. The first part is the keyboard module circuit, including the clock generation circuit which provides the clock signal, and the keyboard input circuit which inputs the password for the password lock. By means of dynamic scanning and keystroke operation, the digital combination is translated into keyboard decoding circuit with keypad function and digital memory circuit to display the input password one by one. The second part is the main control circuit of password lock, including digital key input circuit, function key design circuit, password lock, unlock circuit, clear circuit and system alarm circuit. The third part is the display circuit, including six-select one data selection circuit and seven-segment digital display circuit.
【学位授予单位】：内蒙古大学
【学位级别】：硕士
【学位授予年份】：2015
【分类号】：TS914.211.7;TN791
【参考文献】
相关期刊论文 前8条
1 宋翠翠;董永鑫;郭华帅;陈同洲;;电子时钟仿真及其FPGA实现[J];中国传媒大学学报(自然科学版);2009年01期
2 童世华;付蔚;;谈ASIC、FPGA/CPLD的区别与发展[J];重庆职业技术学院学报;2007年06期
3 尹会明;;基于VHDL语言的倒计时抢答器设计[J];信息化研究;2009年11期
4 张小新;魏厚龙;;FPGA技术及其开发方式概述[J];山西电子技术;2008年05期
5 张奎刚,徐连海,张华;ALTERA FPGA简介及其在LED显示屏控制中的应用[J];微处理机;2000年02期
6 刘晓静;;EDA技术及其应用[J];咸宁学院学报;2006年06期
7 王红航;张华斌;;电子密码锁的EDA设计与实现[J];电子元器件应用;2009年06期
8 徐吉锋;;基于FPGA的VGA显示实验方法[J];实验室科学;2010年05期
相关硕士学位论文 前1条
1 张晓娟;基于FPGA的实时视频信号处理系统的设计[D];太原理工大学;2012年
，本文编号：2436166
本文链接：https://www.wllwen.com/kejilunwen/dianzigongchenglunwen/2436166.html
