基于指纹和冗余布线的版图数字水印方法研究与实现

发布时间：2018-04-22 04:28

本文选题：IPP + 版图数字水印　；参考：《国防科学技术大学》2013年硕士论文

【摘要】：半导体制造工艺技术的进步已使得在芯片上集成大量的晶体管组成一个高性能的片上系统成为可能。虽然IP复用有效减少了SOC设计成本和TAT（设计周期），但也暴露了安全风险，因此，IPP（知识产权保护）技术引起了业界的关注。近年来，数字水印技术已经成为一种有效的IPP方法，从国际上已有的一些芯片数字水印研究上来看，集成电路芯片数字水印技术已在电路设计的各个抽象层次上做了探索性的研究，并取得了初步成果。但要将数字水印技术实际应用于具体的工程中还有很多技术难题。本文结合集成电路版图布局布线技术，深入研究芯片数字水印插入和提取算法，提出了解决芯片版权保护的新思路和新方法——基于指纹和冗余布线的版图数字水印方法。主要研究有：分析集成电路布局布线算法和特性，提出了基于指纹和冗余布线的版图数字水印方法。研究并实现了基于指纹和冗余布线的版图水印嵌入算法。研究并实现了基于指纹和冗余布线的版图水印提取算法。文中提出的版图数字水印方法主要包括水印生成、水印嵌入和水印提取三部分。水印生成过程中主要应用了RSA密码算法对版权信息进行加密生成待嵌水印，增加水印的隐蔽性。在水印嵌入过程中，本文基于指纹编码和冗余布线的算法，，借助布局布线工具和脚本语言在芯片物理设计阶段高效地将水印生成后的待嵌水印嵌入到选定的水印载体层中，水印嵌入后将水印载体线物理位置信息保存，作为水印提取算法的输入。在水印提取的过程中，根据保存的水印载体线物理位置信息，通过照片定位、一致性比对找出水印载体线在芯片解剖照片中的像素位置，然后应用图像增强算法、区域生长算法等从定位的照片中将水印载体线信息提取出来组合成待验水印，最后用水印生成过程产生的公钥对待验水印解密验证。本文通过实验分析了基于指纹和冗余布线的版图水印方法的可靠性、高效性以及方法对芯片性能的影响。实验结果表明，基于指纹和冗余布线的版图数字水印方法能成功将版权水印信息嵌入到版图中，并能准确地从解剖照片中提取出水印信息，对芯片性能几乎没有影响，也不会带来额外的面积成本，是一种具有高可靠性以及低开销的水印方法。
[Abstract]:Advances in semiconductor manufacturing technology have made it possible to integrate a large number of transistors on a chip to form a high-performance on-chip system. Although IP reuse can effectively reduce the design cost and tat (Design cycle) of SOC, it also exposes the security risk, so IP IP (intellectual property Protection) technology has attracted the attention of the industry. In recent years, digital watermarking technology has become an effective IPP method. The digital watermarking technology of integrated circuit chip has been studied in various abstract levels of circuit design, and some preliminary results have been obtained. However, there are still a lot of technical problems to apply digital watermarking technology to concrete projects. Based on the integrated circuit layout and routing technology, this paper deeply studies the chip digital watermark insertion and extraction algorithm, and puts forward a new idea and method to solve the chip copyright protection, which is based on fingerprint and redundant layout digital watermarking method. The main studies are: This paper analyzes the algorithm and characteristics of integrated circuit layout and routing, and proposes a digital watermarking method for layout based on fingerprint and redundant routing. A layout watermarking embedding algorithm based on fingerprint and redundant routing is studied and implemented. This paper studies and implements a watermark extraction algorithm based on fingerprint and redundant routing. The digital watermarking method proposed in this paper mainly includes three parts: watermark generation, watermark embedding and watermark extraction. In the process of watermark generation, the RSA cryptographic algorithm is mainly used to encrypt the copyright information to generate the watermark to be embedded, so as to increase the concealment of the watermark. In the process of watermark embedding, based on the algorithm of fingerprint coding and redundant routing, the watermark is embedded into the selected watermark carrier layer efficiently in the physical design phase of the chip with the help of layout and routing tools and script language. After the watermark is embedded, the physical position information of the watermark carrier line is saved as the input of the watermark extraction algorithm. In the process of watermark extraction, according to the physical position information of the watermark carrier line, the pixel position of the watermark carrier line in the chip anatomical photo is found through the photo location and consistency comparison, and then the image enhancement algorithm is applied. The region growth algorithm extracts the watermark carrier line information from the location photo and combines it into a watermark to be verified. Finally, the public key generated by the watermark generation process is used to verify the decryption of the watermark. In this paper, the reliability, efficiency and the effect of the method on chip performance are analyzed by experiments. The experimental results show that the digital watermarking method based on fingerprint and redundant wiring can successfully embed the copyright watermark information into the layout and extract the watermark information from the anatomical photos accurately, which has little effect on the performance of the chip. It is a high reliability and low cost watermarking method.
【学位授予单位】：国防科学技术大学
【学位级别】：硕士
【学位授予年份】：2013
【分类号】：TP309.7

【参考文献】