当前位置:主页 > 管理论文 > 移动网络论文 >

基于NetFPGA的路由器功耗优化研究

发布时间:2018-10-08 18:56
【摘要】:在21世纪,随着科学技术的日益发展,互联网已经应用于世界的各个领域。网络互连设备作为构成互联网的重要组成部分,其数量飞速增长,伴随产生的功耗更是不可小视。而在众多网络互连设备中,路由器能将不同网络或者网段之间的数据信息根据路由选择协议进行选择而实现转发,成为了最重要的网络互连设备之一,在全球网络运行中产生的功耗也是十分巨大的。与此同时,出于经济和环境方面的考虑,在下一代网络的研究中已经把能源的充分利用放在越来越重要的地位。因此,通过对路由器结构的研究来降低工作时产生的功耗具有较大的研究价值。 本文首先对路由器功耗优化的研究背景进行了介绍,分析了国内外研究现状,包括在NetFPGA开发平台上的研究成果以及对于路由器功耗方面的研究状况,从而论证了本课题具有一定的可研究性和创新性;之后对基于NetFPGA开发平台的基本路由器的工作原理和内部结构进行了深入的研究分析,同时在此基础上通过硬件设计实现了根据流量自适应调频的路由器,包括根据外部数据流量统计和路由器内部缓存区缓存量统计两种实现自适应调频方式;最后通过使用功耗测试仪器对路由器各种频率下所产生的功耗进行测试与比较得出结论。 在深入研究基于NetFPGA开发平台的基本路由器的工作原理和内部结构后,本文设计了一种根据流量自适应调频的路由器来降低其产生的功耗。并提出了根据路由器内部缓存区缓存量统计和根据外部数据流量统计两种实现自适应调频方式,前者是设计了一种缓存流量感知算法来统计当前通过路由器流量的大小,后者是设计了外部接口数据统计模块来统计当前通过路由器流量的大小。与此同时,对根据流量自适应调频的路由器进行了硬件电路的设计,包括多频率产生电路,协调SRAM读写电路,两种调频机制硬件实现电路等。最终通过搭建的国际上领先的路由器功耗测试平台,测试两种调频机制下路由器功耗优化的情况。由于在大部分情况下单位时间内通过路由器的流量都较小,因此本文设计的根据流量自适应调频路由器都能工作在较小的频率下,,根据实验结果所得,在较低工作频率下工作时路由器产生的功耗比原先不能调频的路由器下降低15%-20%,有效的降低了路由器产生的功耗。 目前,对于路由器功耗的研究国内外均有相关涉及,然而本文提出的根据流量自适应调频路由器的硬件电路设计尚未有相关文献提出,并且本实验以及功耗测试平台也具有一定的先进行,因此对该课题的研究有一定创新意义。
[Abstract]:In the 21 st century, with the development of science and technology, the Internet has been applied in every field of the world. As an important part of the Internet, network interconnection devices are increasing rapidly, and the accompanying power consumption can not be underestimated. Among the many network interconnection devices, routers can select and forward the data information between different networks or network segments according to routing protocols, so they become one of the most important network interconnection devices. The power consumption generated in the global network operation is also very large. At the same time, due to economic and environmental considerations, the full use of energy has become more and more important in the next generation network (NGN) research. Therefore, it is of great value to study the structure of router to reduce the power consumption. This paper first introduces the research background of router power optimization, and analyzes the research status at home and abroad, including the research results on NetFPGA development platform and the research status of router power consumption. This paper demonstrates that this subject has certain researchability and innovation, and then makes a deep research and analysis on the working principle and internal structure of the basic router based on NetFPGA development platform. At the same time, the router which adapts to frequency modulation according to the traffic is realized by hardware design, including two ways of realizing adaptive frequency modulation according to the statistics of external data traffic and the cache of the inner buffer of router. Finally, the power consumption generated by the router at various frequencies is tested and compared with the power consumption test instrument. After deeply studying the working principle and internal structure of the basic router based on the NetFPGA development platform, this paper designs a router that adapts to frequency modulation according to the traffic to reduce its power consumption. This paper also proposes two ways to realize adaptive frequency modulation according to the statistics of internal buffer cache and external data traffic. The former is to design a cache traffic sensing algorithm to calculate the current traffic through the router. The latter is the design of external interface data statistics module to count the current traffic through the router size. At the same time, the hardware circuit of the router based on the traffic adaptive frequency modulation is designed, including the multi-frequency generation circuit, the coordinated SRAM reading and writing circuit, the hardware realization circuit of two kinds of FM mechanism and so on. Finally, the router power optimization under two frequency modulation mechanisms is tested by a leading international router power test platform. Because the traffic per unit time is smaller in most cases, the adaptive FM router designed in this paper can work at a lower frequency, according to the experimental results, When the router works at a lower operating frequency, the power consumption generated by the router is 15 to 20 lower than that under the original router without frequency modulation, which effectively reduces the power consumption generated by the router. At present, the research on router power consumption is related at home and abroad. However, the hardware circuit design of adaptive frequency modulation router based on traffic has not been proposed in this paper. And this experiment and the power consumption test platform also has certain first, therefore the research to this topic has the certain innovation significance.
【学位授予单位】:杭州电子科技大学
【学位级别】:硕士
【学位授予年份】:2014
【分类号】:TP393.05

【参考文献】

相关期刊论文 前10条

1 田辉,高巍,马科;IPv4路由器设备测试技术[J];电信网技术;2004年08期

2 孙华锦,高德远,张盛兵;Round robin调度算法在FPGA中的实现[J];电子与信息学报;2003年08期

3 李洪,罗春涛;IP网络中流量工程技术的发展[J];广东通信技术;2000年07期

4 祁杉杉;内存技术与发展[J];电子科技;2000年19期

5 张红南;黄雅攸;殷蔚;王松;张卫青;孔青荣;;高速低功耗CAM核心电路的设计[J];湖南大学学报(自然科学版);2008年09期

6 郑雪;千兆路由器与第三层交换机[J];计算机应用;1998年09期

7 姚铭;应福军;;基于NetFpga的数据包发生器的实现[J];计算机应用与软件;2013年01期

8 汪漪;孟玮;胡成臣;贺可强;刘斌;;快速自适应调频机制及其在NetFPGA上的实现[J];计算机学报;2012年06期

9 孙晖;路由器发展历程与趋势[J];中国数据通信;2004年03期

10 宋威;方穗明;;基于BUFGMUX与DCM的FPGA时钟电路设计[J];现代电子技术;2006年02期

相关博士学位论文 前1条

1 邓亚丹;面向共享Cache多核处理器的数据库查询执行优化技术研究[D];国防科学技术大学;2009年



本文编号:2257901

资料下载
论文发表

本文链接:https://www.wllwen.com/guanlilunwen/ydhl/2257901.html


Copyright(c)文论论文网All Rights Reserved | 网站地图 |

版权申明:资料由用户a2c2e***提供,本站仅收录摘要或目录,作者需要删除请E-mail邮箱bigeng88@qq.com