当前位置:主页 > 科技论文 > 计算机论文 >

基于雷达回波信号高速存储系统的设计

发布时间:2018-02-28 12:02

  本文关键词: 高速 流水线操作 LVDS ECC 出处:《中北大学》2012年硕士论文 论文类型:学位论文


【摘要】:雷达技术随着航空航天技术的极大提升,也逐渐趋向高分辨率等方向发展,同时这也给雷达加大了信息量,因此也给雷达数据记录设备提出了更高要求。首先要求其大容量,目前用于雷达的数据记录仪,容量要求一般均在几十GB,有的已经达到了几百GB以上;其次要求高速度,以前的数据记录仪一般只有几KB/s,现在通常要求达到几十MB/s,甚至上百MB/s;再是要求数据的可靠性,由于数据记录仪一般工作的环境比较恶劣,再加上有时候电路设计的一些原因,导致数据位发生翻转,,数据发生失真而影响数据的可靠性,而这也许就会带来严重的后果,因此在设计数据记录仪时也必须加入必要措施保证数据的可靠性。 本文围绕如何采集存储高速、大容量的雷达回波数据展开了研究。在国内外发展现状以及实际应用需求的基础上,提出了基于雷达回波信号高速存储系统的总体设计方案。针对40MHz的回波信号,设计了132MHz的采样率。为实现双通道的低相位差,采用了时钟芯片分配两个通道的时钟,并且在PCB走线时也会格外注意信号线长度的一致以保证信号的同步。对于采集中的高速大容量数据,使用了目前较为主流、成熟的LVDS技术进行数据传输。数据的存储选择了三星公司的NAND FLASH作为数据的存储介质,并使用了流水线技术、交错双平面操作等方法有效的解决了高速数据与NANDFLASH写入速度过低的矛盾。采用了32片4GB的NAND FLASH搭建出128GB的存储容量。 本文最后通过搭建系统测试平台做出了大量的测试,从测试结果中能看出数据记录仪存储卡的存储速度可达到88MB/s,并且数据经校验无错误,能有效的满足任务需要,实现了对高速大容量数据的可靠存储。
[Abstract]:With the development of aeronautics and astronautics technology, radar technology is gradually developing towards high resolution and other directions. At the same time, it also increases the amount of information for radar, and therefore puts forward higher requirements for radar data recording equipment. At present, the capacity requirements of the data recorders used in radar are generally in the tens of GBs, some of which have reached more than several hundred gigabytes; secondly, high speed is required. In the past, the data recorder generally had only a few KB / s, but now it is usually required to reach tens of MBs, or even hundreds of MB/ s. Again, the reliability of the data is required. Because the general working environment of the data recorder is relatively bad, and some reasons for sometimes designing circuits, The data bit is reversed and the data is distorted, which may bring serious consequences. Therefore, the necessary measures must be added to the design of the data recorder to ensure the reliability of the data. This paper focuses on how to collect and store radar echo data with high speed and large capacity. The overall design of high-speed storage system based on radar echo signal is presented. The sampling rate of 132MHz is designed for 40MHz echo signal. In order to realize the low phase difference between two channels, the clock chip is used to allocate the clock of two channels. And when the PCB is on the line, it will pay special attention to the consistency of the length of the signal line to ensure the synchronization of the signal. Mature LVDS technology is used for data transmission. Samsung's NAND FLASH is chosen as the storage medium for data storage, and pipeline technology is used to store the data. The interlaced double-plane operation effectively solves the contradiction between the high speed data and the low write speed of NANDFLASH. The storage capacity of 128GB is built by using 32 pieces of 4GB NANDFLASH. At the end of this paper, a large number of tests have been made by building the system test platform. From the test results, we can see that the storage speed of the memory card of the data recorder can reach 88MB / s, and the data can be checked without errors, which can effectively meet the needs of the task. The reliable storage of high speed and large capacity data is realized.
【学位授予单位】:中北大学
【学位级别】:硕士
【学位授予年份】:2012
【分类号】:TP333;TN957.51

【参考文献】

相关期刊论文 前5条

1 王慕东;网络时代的数据存储[J];情报科学;2001年08期

2 杨孝光;ECC校验的算法分析和程序实现[J];实验科学与技术;2004年03期

3 何宁,熊剑平,蒋昌龙,贾惠波;基于FPGA的实时持续数据记录系统设计[J];微电子学与计算机;2003年01期

4 赵忠文,曾峦,熊伟;LVDS技术分析和应用设计[J];指挥技术学院学报;2001年06期

5 王胜,王新宇;LVDS技术及其在高速系统中的应用[J];遥测遥控;2005年04期

相关硕士学位论文 前1条

1 黄晓敏;LVDS驱动器电路设计及硬件实现[D];华中科技大学;2004年



本文编号:1547213

资料下载
论文发表

本文链接:https://www.wllwen.com/kejilunwen/jisuanjikexuelunwen/1547213.html


Copyright(c)文论论文网All Rights Reserved | 网站地图 |

版权申明:资料由用户c3558***提供,本站仅收录摘要或目录,作者需要删除请E-mail邮箱bigeng88@qq.com