当前位置:主页 > 科技论文 > 计算机论文 >

基于FPGA的高性能网络处理卡的研究

发布时间:2018-10-07 20:07
【摘要】:随着我国经济的发展,对网络的应用要求也越来越高,普通网卡的数据吞吐量已经不能满足某些特殊场合的特殊应用,当普通网卡短时间内去处理大量网络数据包时,经常会出现丢包现象。本文将FPGA技术和以太网技术相结合,将FPGA的嵌入式以太网MAC技术应用到以太网中,,研究和设计出一种高性能网络处理卡去替换普通网卡,大大提高了网络数据吞吐量,彻底解决了丢包现象,满足了某些特殊场合的特殊应用。 论文首先对当前常用的网络数据包处理技术进行了介绍和说明,同时分析了国内外的研究现状和高性能网络处理卡的现实意义。 其次,论文分析了总线主控DMA技术。使用总线主控DMA技术的主要目的就是把PC上位机端的以太网络数据包高效地传输到底层逻辑控制部分或者把底层逻辑控制部分中的以太网络数据包高效地传输到PC上位机端。在PC上位机端的测试应用程序中组装好以太网络数据包后,首先调用上层API函数中的SendPacket发送以太网络数据包函数,然后在SendPacket函数中调用基于DMA传输模式的PCI Express驱动程序中的相关函数,最后使用总线主控DMA技术的DMA传输方式把以太网络数据包传输到底层逻辑控制部分中。然而,当底层逻辑控制部分中有以太网络数据包需要被传送到PC上位机端时,首先利用总线主控DMA技术的DMA传输方式把这些以太网络数据包上传到PC上位机端的驱动层程序中,然后调用基于DMA传输模式的PCI Express驱动程序中的相关函数把这些以太网络数据包传输到上层API函数中的RecvPacket函数中,最后测试应用程序直接到RecvPacket函数中获取以太网络数据包,并进行分析。 然后,论文以XC6VLX240TFF1156-1FPGA主芯片为核心处理部件搭建了系统的硬件平台,该硬件装置主要包括PCI Express X8插片、外围存储设备、以太网端口、JTAG以及电源,重点介绍了各个模块之间的连接关系。 最后,在该平台下,进行了软件的设计。设计中使用了总线主控DMA设计技术和ISE自带的IP核,软件主要完成的功能有:以太网络数据包的发送、以太网络数据包的接收及以太网络数据包的过滤。此外对软件做了大量的优化测试工作,提高了程序的运行速度,基本满足实时需求,得到了较理想的实验效果。
[Abstract]:With the development of economy in our country, the requirement of network application is more and more high. The data throughput of ordinary network card can not meet the special application in some special occasions. When the ordinary network card processes a large number of network data packets in a short time, Often happens the phenomenon of packet loss. In this paper, FPGA technology and Ethernet technology are combined, FPGA embedded Ethernet MAC technology is applied to Ethernet, and a high performance network processing card is designed to replace the common network card, which greatly improves the network data throughput. The problem of packet loss is solved thoroughly and the special application of some special occasions is satisfied. Firstly, the paper introduces and explains the commonly used network packet processing technology, and analyzes the domestic and foreign research status and the practical significance of the high performance network processing card. Secondly, the paper analyzes the bus master DMA technology. The main purpose of using the bus master DMA technology is to efficiently transmit the Ethernet data packet from the PC upper computer to the bottom logic control part or the Ethernet network data packet from the underlying logic control part to the PC upper computer. After assembling the Ethernet network data packet in the test application program of the PC upper computer, the SendPacket in the upper API function is first called to send the Ethernet network packet function. Then the related functions in the PCI Express driver based on the DMA transmission mode are called in the SendPacket function, and the Ethernet data packet is transferred to the underlying logic control part by the DMA transmission mode of the bus master DMA technology. However, when there are Ethernet network data packets in the underlying logic control part that need to be transferred to the PC host computer, the Ethernet network data packets are first uploaded to the driver layer program of the PC host computer by using the DMA transmission mode of the bus master DMA technology. Then the relevant functions in the PCI Express driver based on the DMA transport mode are called to transmit these Ethernet network packets to the RecvPacket function in the upper API function. Finally, the test application directly obtains the Ethernet network data packet from the RecvPacket function. And the analysis is carried out. Then, the hardware platform of the system is built with XC6VLX240TFF1156-1FPGA main chip as the core processing component. The hardware device mainly includes PCI Express X8, peripheral storage device, Ethernet port JTAG and power supply. The connection between each module is introduced in detail. Finally, the software is designed on the platform. The main functions of the software are: the sending of Ethernet data packet, the receiving of Ethernet network data packet and the filtering of Ethernet network data packet. The main functions of the design are as follows: the main functions of the software are: the sending of Ethernet network data packet, the receiving of Ethernet network data packet and the filtering of Ethernet network data packet. In addition, a great deal of optimization test work has been done on the software, which improves the running speed of the program, basically meets the real-time requirement, and obtains the ideal experimental effect.
【学位授予单位】:江西科技师范大学
【学位级别】:硕士
【学位授予年份】:2013
【分类号】:TP334.7;TN791

【参考文献】

相关期刊论文 前10条

1 贺元启;褚雄;;基于Internet的最小化网络控制器的设计[J];计算机与数字工程;2006年02期

2 龚坚;彭晖;乔庐峰;朱勇;;标准802.3以太网MAC控制器的FPGA设计与实现[J];军事通信技术;2005年04期

3 李红刚;杨林楠;张丽莲;彭琳;;基于FPGA的高速多通道数据采集系统的设计[J];计算机测量与控制;2006年10期

4 刘天华;朱宏峰;杜梅;常桂然;;RDMA技术的研究与应用[J];沈阳师范大学学报(自然科学版);2006年02期

5 李文芝;刘天华;;基于FPGA的10/100/1000M三态以太网卡设计[J];沈阳师范大学学报(自然科学版);2010年01期

6 赵朝霞;马社祥;张振宇;于彤;徐华;;基于信息隐藏的安全网卡研究[J];天津理工大学学报;2008年03期

7 李璇;敖发良;;基于FPGA的千兆以太网的设计[J];网络安全技术与应用;2008年05期

8 刘华珠,黄海云,陈雪芳,李嘉穗;以太网桥接专用集成电路的实现[J];现代电子技术;2005年08期

9 郭俊;;以太网媒体访问控制(MAC)及其FPGA实现研究[J];现代电子技术;2008年10期

10 何开成,沈勇,韩文报;Hash算法安全性统计检测方法[J];信息工程大学学报;2004年02期



本文编号:2255512

资料下载
论文发表

本文链接:https://www.wllwen.com/kejilunwen/jisuanjikexuelunwen/2255512.html


Copyright(c)文论论文网All Rights Reserved | 网站地图 |

版权申明:资料由用户1a55a***提供,本站仅收录摘要或目录,作者需要删除请E-mail邮箱bigeng88@qq.com