一种应用于指令级并行处理器的低功耗并行度调整方案（英文）
发布时间：2018-12-06 10:53
【摘要】：对于指令级并行处理器(ILP,instruction level parallelism),在执行不同应用程式时,硬件资源的需求量差异很大,甚至在同一支程式中也是如此,某些空闲的硬件资源会产生额外的静态能量,提出重新设置应用程式中不同区块的执行并行度,把空闲的硬件资源关断来降低静态能量的方案,利用Core Mark Pro的标准测试集中的应用程式进行测试,静态能量降低超过40%且执行时间增加少于10%.
[Abstract]:For instruction-level parallel processors (ILP,instruction level parallelism), requires a lot of hardware resources when running different applications, even in the same program, some idle hardware resources generate additional static energy. This paper proposes a scheme to reset the execution parallelism of different blocks in the application, turn off the idle hardware resources to reduce the static energy, and use the application program in the standard test set of Core Mark Pro to test. The static energy is reduced by more than 40% and the execution time is increased by less than 10%.
【作者单位】： 天津大学电子信息工程学院;长庚大学资讯工程系;
【分类号】：TP332
本文编号：2365922
[Abstract]:For instruction-level parallel processors (ILP,instruction level parallelism), requires a lot of hardware resources when running different applications, even in the same program, some idle hardware resources generate additional static energy. This paper proposes a scheme to reset the execution parallelism of different blocks in the application, turn off the idle hardware resources to reduce the static energy, and use the application program in the standard test set of Core Mark Pro to test. The static energy is reduced by more than 40% and the execution time is increased by less than 10%.
【作者单位】： 天津大学电子信息工程学院;长庚大学资讯工程系;
【分类号】：TP332
【相似文献】
相关期刊论文 前5条
1 林一松;杨学军;唐滔;王桂彬;徐新海;;一种基于并行度分析模型的GPU功耗优化技术[J];计算机学报;2011年04期
2 甘泉;64位CPU构架的研究[J];微电子学与计算机;1999年03期
3 吴昊;周学海;;基于硬件剖析的DVS能耗优化[J];计算机工程;2007年12期
4 王国栋,侯朝焕,马杰;推断和预测技术在GCC中的实现[J];计算机工程与设计;2005年08期
5 王丽莉;董金明;;基于StarCore SC140的优化技术[J];电子技术应用;2006年07期
相关硕士学位论文 前1条
1 毕振兴;Freescale单片机MC68HC908GR8系列测试并行度提升[D];天津大学;2007年
，本文编号：2365922
本文链接：https://www.wllwen.com/kejilunwen/jisuanjikexuelunwen/2365922.html
