当前位置:主页 > 科技论文 > 计算机论文 >

RISC处理器及其加固研究与设计

发布时间:2019-06-06 20:26
【摘要】:近年我国在航天领域长足进步,因其特殊的航天背景,自主知识产权的处理器设计对于航天嵌入式系统来说具有极高的战略意义。同时,因为航天专用处理器的高辐射空间工作环境问题,单粒子翻转引起的处理器失效问题不容忽视,所以针对此问题的处理器加固是必不可少的。 本文对比研究了CISC和RISC架构的处理器,因航天专用处理器功能相对精简单一的原因,本文的处理器设计选用指令更精简的RISC架构。本文的处理器设计采用Top-Down思路,将处理器由顶层划分至四级流水线结构,提高了指令的执行效率,再将每级流水操作单元向下划分为各个具体功能单元,以实现总体设计。本文针对航天专用处理器易失效的结构进行分析,总结多种失效机制,对比分析指出其中寄存器单元最易受单粒子翻转影响,采用海明码编码和三模冗余的两种加固方法,实现对处理器的防单粒子翻转加固设计。 使用高层次语言结构的方法,对电路设计进行功能验证。验证结果表明,处理器及其加固的设计能够正常工作,满足了设计的预期规格。
[Abstract]:In recent years, China has made great progress in the field of spaceflight. Because of its special space background, the processor design of independent intellectual property rights is of great strategic significance for aerospace embedded systems. At the same time, because of the high radiation space working environment of aerospace special processor, the processor failure caused by single particle flip can not be ignored, so it is necessary to strengthen the processor to solve this problem. In this paper, the processors of CISC and RISC are compared and studied. Because of the relatively simple and single function of aerospace special processors, the RISC architecture with simpler instructions is selected in the processor design of this paper. The processor design of this paper adopts the idea of Top-Down, divides the processor from the top level to the four-stage pipeline structure, improves the execution efficiency of the instruction, and then divides the pipeline operation unit of each level down into each specific functional unit, so as to realize the overall design. In this paper, the failure structure of aerospace special processor is analyzed, and a variety of failure mechanisms are summarized. It is pointed out that the register unit is most easily affected by single particle flip, and two reinforcement methods of hamming code coding and three-mode redundancy are adopted. The design of anti-single particle flip reinforcement of processor is realized. The function of circuit design is verified by using the method of high level language structure. The verification results show that the design of the processor and its reinforcement can work normally and meet the expected specifications of the design.
【学位授予单位】:西安电子科技大学
【学位级别】:硕士
【学位授予年份】:2013
【分类号】:TP332

【相似文献】

相关期刊论文 前10条

1 岳云;嵌入式RISC处理器技术的发展现状[J];今日电子;2002年08期

2 ;RISController系列喜添新成员 IDT推出64位全新高效能微处理器[J];世界电子元器件;1998年12期

3 李高积;32位单片RISC微型计算机V850系列[J];今日电子;1995年08期

4 齐家月,沙t啠苋蟮拢嫦

本文编号:2494574


资料下载
论文发表

本文链接:https://www.wllwen.com/kejilunwen/jisuanjikexuelunwen/2494574.html


Copyright(c)文论论文网All Rights Reserved | 网站地图 |

版权申明:资料由用户a497a***提供,本站仅收录摘要或目录,作者需要删除请E-mail邮箱bigeng88@qq.com