当前位置:主页 > 科技论文 > 计算机论文 >

基于FPGA的存储控制器及相关系统设计技术研究

发布时间:2018-01-05 02:34

  本文关键词:基于FPGA的存储控制器及相关系统设计技术研究 出处:《浙江大学》2017年硕士论文 论文类型:学位论文


  更多相关文章: FPGA NVMe IP 核设计 PCIe 协议 RAID0


【摘要】:随着信息社会的发展,数据量呈爆炸式增长,因而对存储系统性能提出了更高的要求。传统固态硬盘(SSD)采用的SATA、SAS等接口已经逐渐落后于高速增长的硬盘带宽,成为高带宽、大容量数据存储系统发展的瓶颈。基于PCIe接口的SSD以其高性能和低功耗的特性得到了更多的青睐。本文完成了基于FPGA的大容量存储模块硬件电路的设计,同时探讨了如何利用FPGA丰富的逻辑资源来实现NVMe协议,并且将数据以RAID 0方式实时写入SSD阵列,使CPU能通过PCIe接口访问固态存储系统。在FPGA逻辑设计过程中,本文根据NVMe协议的特征和实现过程设计了基于全交换互连结构IP核的FPGA工程架构,研究了基于AXI4总线协议的自定义IP核,实现对PCIe总线数据的接收、解析、缓存、发送等功能。经实验验证,利用FPGA基于NVMe协议来实现RAID0存储构架,方案明确、设计合理,能满足较高的系统数据吞吐与处理要求。实际写速率达到5.12GB/S,读速率达到5.4GB/s。RAID 0的并行处理机制可以使多个独立的PCIe SSD协调工作,相较于CPU直接访问单块硬盘,有效增加了存储系统的带宽和容量。
[Abstract]:With the development of the information society, the amount of data increases explosively, so the performance of the storage system is required higher. The traditional solid-state hard disk (SSD) uses SATA. SAS and other interfaces have gradually lagged behind the high-speed growth of hard disk bandwidth, becoming a high bandwidth. The bottleneck of the development of large capacity data storage system. SSD based on PCIe interface is more popular for its high performance and low power consumption. In this paper, the hardware of large capacity storage module based on FPGA is completed. Road design. At the same time, it discusses how to use the rich logic resources of FPGA to realize the NVMe protocol, and write the data into SSD array in RAID 0 mode in real time. CPU can access solid state storage system through PCIe interface. In the process of FPGA logic design. According to the characteristics and implementation process of NVMe protocol, this paper designs the FPGA engineering architecture based on the IP core of all-switched interconnection structure, and studies the self-defined IP core based on AXI4 bus protocol. PCIe bus data to achieve the reception, analysis, cache, sending and other functions. After experimental verification, the use of FPGA based on NVMe protocol to achieve RAID0 storage framework, the scheme is clear, reasonable design. It can meet the requirements of high throughput and processing of system data. The actual write rate is 5.12GB / S. The parallel processing mechanism with read rate of 5.4 GB / s. Raid 0 enables multiple independent PCIe SSD to work together, compared with CPU to directly access a single hard disk. It effectively increases the bandwidth and capacity of the storage system.
【学位授予单位】:浙江大学
【学位级别】:硕士
【学位授予年份】:2017
【分类号】:TP333

【参考文献】

相关期刊论文 前10条

1 张晓雄;;电源分配网络的直流压降分析与研究[J];电子技术与软件工程;2016年18期

2 张s,

本文编号:1381219


资料下载
论文发表

本文链接:https://www.wllwen.com/kejilunwen/jisuanjikexuelunwen/1381219.html


Copyright(c)文论论文网All Rights Reserved | 网站地图 |

版权申明:资料由用户70442***提供,本站仅收录摘要或目录,作者需要删除请E-mail邮箱bigeng88@qq.com