面向高性能计算的多通道交织存储架构设计
发布时间：2019-01-30 20:04
【摘要】：为解决雷达、电子对抗等高性能计算应用中的存储访问带宽瓶颈,文中设计了一种多通道交织的存储架构,通过存储通道间的地址交织映射和集中式调度器的拆分与重组,实现了多个物理存储通道的并发访问,成倍提高了访存带宽,并具有良好的可配置和可扩展特性。该设计充分利用市场现有成熟的单通道控制器技术,经济高效。为评估性能,以4通道存储系统为例,建立了周期精确的RTL模型及其仿真验证环境。测试结果显示,交织粒度在64 B~512 B内系统获得最优性能,该性能是目前广泛采用的独立多通道存储架构性能的约4倍。
[Abstract]:In order to solve the bottleneck of memory access bandwidth in high performance computing applications such as radar and electronic countermeasure, a multi-channel interleaved storage architecture is designed in this paper, through the address interleaving mapping between storage channels and the split and recombination of centralized scheduler. The concurrent access of multiple physical storage channels is realized, which multiplies the memory access bandwidth and has good configurable and extensible characteristics. This design makes full use of the existing mature single channel controller technology in the market and is economical and efficient. In order to evaluate the performance of a 4-channel storage system, a periodic and accurate RTL model and its simulation environment are established. The test results show that the interleaved granularity achieves the optimal performance in 64B / 512B system, which is about four times the performance of the widely used independent multi-channel storage architecture.
【作者单位】： 南京电子技术研究所;
【分类号】：TP333
本文编号：2418455
[Abstract]:In order to solve the bottleneck of memory access bandwidth in high performance computing applications such as radar and electronic countermeasure, a multi-channel interleaved storage architecture is designed in this paper, through the address interleaving mapping between storage channels and the split and recombination of centralized scheduler. The concurrent access of multiple physical storage channels is realized, which multiplies the memory access bandwidth and has good configurable and extensible characteristics. This design makes full use of the existing mature single channel controller technology in the market and is economical and efficient. In order to evaluate the performance of a 4-channel storage system, a periodic and accurate RTL model and its simulation environment are established. The test results show that the interleaved granularity achieves the optimal performance in 64B / 512B system, which is about four times the performance of the widely used independent multi-channel storage architecture.
【作者单位】： 南京电子技术研究所;
【分类号】：TP333
【相似文献】
相关期刊论文 前5条
1 李勋祥;陈定方;;一种多通道同步显示技术的研究与实现[J];中国新技术新产品;2008年14期
2 王建华,郭明;多通道并行口的扩展法[J];天津理工学院学报;1996年04期
3 王世闻;吴捷;林炯康;马艺玮;;基于DSP的多通道同步DAS及其应用[J];微计算机信息;2007年08期
4 钟子发,叶春逢,王红军;多通道数字信号处理单元硬件体系结构研究[J];无线电通信技术;2004年05期
5 贺桂和;邓小昭;;多通道界面对残障网络用户的人文关怀[J];图书情报工作;2006年11期
相关硕士学位论文 前2条
1 徐天娇;DSP片内多通道缓冲串行接口的设计与研究[D];东南大学;2016年
2 秦真;多通道交互及其信息融合技术的研究[D];武汉理工大学;2006年
，本文编号：2418455
本文链接：https://www.wllwen.com/kejilunwen/jisuanjikexuelunwen/2418455.html
