基于VPX标准和多核DSP阵列的信息处理平台设计
发布时间：2019-06-08 07:01
【摘要】：随着高性能综合信息处理系统对运算处理速度、总线带宽、数据处理和工作环境等需求的不断提高，传统的嵌入式信息处理平台已经无法满足技术发展和产品研制的实际需求。基于VPX(VITA46)标准和多核DSP阵列的信息处理平台具备强大的数据处理能力、通讯能力和高性能网络交换能力，，其最高理论带宽达到40GB/s，并具有很好的通用性与可扩展性，是新一代高性能综合信息处理平台的发展趋势和方向。 本文主要针对高速实时信息处理的需求，设计了基于VPX标准和多核DSP阵列的信息处理平台，以实现高速的数据传输能力和强大的信息处理能力。信息处理平台采用了基于VPX交换标准的DSP并行处理结构，采用Serial RapidIO交换技术来解决处理器间的大数据量通信，利用多核DSP并行处理来实现强信息处理能力，采用多通道高速光纤通讯总线实现高带宽的外部通讯能力。 本文根据信息处理平台的总体需求和总体设计方案实现了信息处理平台的系统组成、硬件资源规划和各功能模块的设计方案；实现了Serial RapidIO交换模块板和TMS320C6678DSP阵列处理模块板的硬件设计；将所实现的信息处理平台应用于两个不同规模、不同用途的信息处理系统，测试结果表明该平台具有较强的实用性和方便的可扩展/裁减性能。
[Abstract]:With the increasing demand of high performance integrated information processing system for operation processing speed, bus bandwidth, data processing and working environment, the traditional embedded information processing platform can not meet the actual needs of technology development and product development. The information processing platform based on VPX (VITA46) standard and multi-core DSP array has strong data processing ability, communication ability and high performance network switching ability. Its highest theoretical bandwidth is 40GB / s, and it has good universality and expansibility. It is the development trend and direction of the new generation of high performance integrated information processing platform. Aiming at the requirement of high-speed real-time information processing, this paper designs an information processing platform based on VPX standard and multi-core DSP array to realize high-speed data transmission ability and strong information processing ability. The information processing platform adopts DSP parallel processing structure based on VPX switching standard, Serial RapidIO switching technology is used to solve the communication of large amount of data between processors, and multi-core DSP parallel processing is used to realize strong information processing ability. Multi-channel high-speed optical fiber communication bus is used to realize the external communication ability of high bandwidth. According to the overall requirements and overall design scheme of the information processing platform, this paper realizes the system composition, hardware resource planning and the design scheme of each functional module of the information processing platform. The hardware design of Serial RapidIO switching module board and TMS320C6678DSP array processing module board is realized. The realized information processing platform is applied to two information processing systems with different scales and uses. The test results show that the platform has strong practicability and convenient scalability / reduction performance.
【学位授予单位】：天津大学
【学位级别】：硕士
【学位授予年份】：2012
【分类号】：TP274;TP368.12
本文编号：2495093
[Abstract]:With the increasing demand of high performance integrated information processing system for operation processing speed, bus bandwidth, data processing and working environment, the traditional embedded information processing platform can not meet the actual needs of technology development and product development. The information processing platform based on VPX (VITA46) standard and multi-core DSP array has strong data processing ability, communication ability and high performance network switching ability. Its highest theoretical bandwidth is 40GB / s, and it has good universality and expansibility. It is the development trend and direction of the new generation of high performance integrated information processing platform. Aiming at the requirement of high-speed real-time information processing, this paper designs an information processing platform based on VPX standard and multi-core DSP array to realize high-speed data transmission ability and strong information processing ability. The information processing platform adopts DSP parallel processing structure based on VPX switching standard, Serial RapidIO switching technology is used to solve the communication of large amount of data between processors, and multi-core DSP parallel processing is used to realize strong information processing ability. Multi-channel high-speed optical fiber communication bus is used to realize the external communication ability of high bandwidth. According to the overall requirements and overall design scheme of the information processing platform, this paper realizes the system composition, hardware resource planning and the design scheme of each functional module of the information processing platform. The hardware design of Serial RapidIO switching module board and TMS320C6678DSP array processing module board is realized. The realized information processing platform is applied to two information processing systems with different scales and uses. The test results show that the platform has strong practicability and convenient scalability / reduction performance.
【学位授予单位】：天津大学
【学位级别】：硕士
【学位授予年份】：2012
【分类号】：TP274;TP368.12
【参考文献】
相关期刊论文 前10条
1 杨光灿;黄钰林;杨建宇;;基于VPX标准的SAR实时信号处理板设计[J];电讯技术;2009年12期
2 魏鹏;罗武胜;杜列波;;PCI Express总线及其应用设计研究[J];电测与仪表;2007年02期
3 谢民 ,高梅国 ,刘国满;DSP互连技术的发展[J];电子产品世界;2004年Z1期
4 王勇;张平;;高性能多DSP互连技术[J];电子产品世界;2009年04期
5 张天林;张思敏;;CPCI-E与VPX总线标准的比较分析[J];工业控制计算机;2009年07期
6 ;IDT推出针对嵌入式市场的高性能、低功耗串行RapidIO交换器[J];电子与电脑;2007年12期
7 谷国太;肖汉;;并行计算与并行处理技术的应用研究[J];河南理工大学学报(自然科学版);2009年05期
8 屈磊;宋慰军;苟冬荣;柴小丽;奚军;;基于SRIO的多DSP并行信号处理系统[J];计算机工程;2008年S1期
9 姬叶华;;基于VPX总线的抗恶劣环境计算机[J];计算机工程;2008年S1期
10 周博;王石记;邱卫东;彭澄廉;;SHUM-UCOS:基于统一多任务模型可重构系统的实时操作系统[J];计算机学报;2006年02期
相关硕士学位论文 前1条
1 汪星宇;RapidIO技术在信号处理系统中的应用与研究[D];南京理工大学;2009年
本文编号：2495093
本文链接：https://www.wllwen.com/kejilunwen/jisuanjikexuelunwen/2495093.html
